is yet to be optimized due to technological limitations encountered in its growth using chemical vapor deposition (CVD) [13] .
Even though there have been several reports of large area growth of Bernal stacked bilayer graphene [14] [15] [16] , the device performance obtained from such grown material was found to be largely varying [15] . Recently, we have reported improved voltage gain in FETs made with channels of artificially stacked bilayer graphene (ASBLG), which we attributed to enhanced carrier-carrier scattering under certain biasing conditions [17] . In this letter, we demonstrate and discuss inverters made from ASBLG fabricated by stacking two single layers of graphene (SLG), grown in-house using a thermal CVD method [18] . We demonstrate improved voltage gain at zero back gate voltage conditions in these inverters compared to those based on SLG channels at ambient conditions. Our results suggest possible radio frequency (RF) circuit applications of ASBLG inverters.
II. DEVICE FABRICATION
We fabricated graphene based inverters on thermally oxidized Si substrates using optical lithography with gate lengths (L g ) between 3 and 12 μm. Channel widths (W) in different cases were 10 μm to 60 μm (in steps of 10 μm). Two sets of devices were simultaneously prepared, each consisting of a co-fabricated pair of SLG & ASBLG CVD graphene devices. For the first set, electron-beam evaporated silicon dioxide (SiO 2 ) and for the second set, ambient oxidized aluminum (i.e. AlO x , t ox ∼ 4 to 8 nm) were used as gate dielectrics [5] , [12] . Contact metal in all devices was 100 nm thick e-beam evaporated gold (Au). Device fabrication details can be found in [17] .
III. RESULTS & DISCUSSIONS
The devices were characterized under ambient and vacuum conditions using a Keithley 4200 SCS Semiconductor parameter analyzer. The measurements under vacuum were carried out using Lakeshore TTPX probe station connected to a similar analyzer. Fig. 1 (a) shows a schematic of an inverter circuit with ASBLG channels and Fig. 1 (b) shows the optical micrograph of a fabricated ASBLG device in co-planar waveguide layout, along with the equivalent circuit diagram for the inversion functionality overlaid to the real device image for easy reference to the reader. Complementarylike inverters are obtained from these co-joined parallel gate 0741-3106 © 2017 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. GFETs by electrostatically doping them using a supply voltage (V DD ), as described by the equivalent circuit diagram. Since both GFETs are co-fabricated with similar geometry and parameters, they behave very similarly at low V DD (∼0.1V). However, when a large V DD (>1V in this work) is applied at the drain terminal of one of the GFETs and the source terminal of the other GFET is grounded, while the output is measured at the common terminal (V OUT ), the V DD connected GFET behaves like a p-FET while the ground (GND) connected GFET behaves like a n-FET [12] . This is because the voltage drop across the source-drain terminals of the two GFETs is different with respect to each other as the lateral electric field "dopes" them differently. Note that this electrostatic doping is entirely different from classic semiconductor doping. As a result, the drain induced Dirac shifts (DIDS) [19] observed in the two GFETs are different, when their respective channels are modulated by a common input (gate) voltage V IN . This approach of obtaining complementary-like inversion through electrostatic doping is similar to that reported in [12] and [5] , and in contrast to literature reports where one of the GFETs was modified (i.e. "doped") by methods such as current annealing [3] or polymer doping [20] .
We measured the transfer characteristics of the individual FETs in the inverter devices. Fig. 1 (c) and 1 (d) show the variation of total resistance (R Total ) as a function of gate overdrive (V TG -V D , where V TG is the top gate voltage and V D is the Dirac voltage) for a SLG and ASBLG FET, respectively. The data is presented for two randomly chosen devices with equal gate length, channel width and oxide thicknesses for a fair comparison. On the corresponding right axes, the DC transconductance (g m ) values are shown for each case. We observe a decrease in R Total for the ASBLG FET compared to SLG FET by around 50%. Moreover, improved g m is also observed in the case of the ASBLG FET. The mobility (μ) and contact resistance (R c ) values were extracted by fitting a model [21] to the respective transfer curves. We extracted typical values of μ = 1000 cm 2 /Vs and R c = 8.25 k ·μm for the SLG FET, and μ = 1100 cm 2 /Vs and R c = 4.09 k ·μm for the ASBLG FET. The slightly higher mobility and a lower contact resistance point towards somewhat improved electronic properties of the ASBLG FET. Moreover, the highest mobility and DC g m values measured in ASBLG FETs are μ = 2200 cm 2 /Vs at V DS = 10 mV and g m = 41 μS/μm at V DS = 4.1 V, respectively. Transfer length method (TLM) structures (not shown) confirmed the trend: The R c value for SLG TLMs was ∼ 1628 μm and ∼ 632 μm for the ASBLG TLM for a channel width of 40 μm. The R c values were obtained at a back-gate bias of 0V, and hence are generally much lower compared to the ones obtained using the fit model. An additional reason for the large difference between the values obtained from the model and the TLM is that the model assumes constant mobility and R c , which is not the case in reality, as they both depend on the back gate bias [22] . Nevertheless, these independent results confirm the better electronic properties of ASBLG FETs, including improved g m . This may be attributed to screening of one graphene layer by the other, resulting in improved transport in the screened layer. In order to understand the device performances obtained in our experiments, we consider the transport in ASBLG devices. There could possibly be two scenarios: either the top layer screens the gate field while the bottom layer acts predominantly as a channel where carrier transport takes place, or the bottom layer screens the substrate effects while the top layer acts predominantly as the channel. In the latter case, the carrier transport would be improved as the top layer would demonstrate more intrinsic-like transport. In the former case, screening of the gate field by the top layer would at least to some extent deteriorate the (top) gate modulation and thus, the transport properties observed in the device. Also, if the bottom graphene layer acted as channel, quantities like transconductance would instead degrade because of substrate interactions; i.e., SiO 2 /Si surface below. As this is not the case in the experimental results, we attribute the improved voltage gain performance in ASBLG inverters to improved carrier transport in the top graphene layer while the bottom layer screens the substrate effects. Fig. 2 (a) and 2 (b) show characteristics of SLG & ASBLG inverters in ambient conditions, respectively. The ASBLG inverter shows much steeper switching and improved gain, as A v is the direct derivative of the inverter transfer curve [23] . We attribute this to improved g m in these devices, as discussed above. We further characterized some ASBLG inverters under vacuum. The corresponding data in Fig. 2 (c) shows reduced steepness in transfer curves and reduced voltage gain under vacuum conditions. In addition, R Total increases, which effectively reduces g m . This is a result of ambient (humidity) doping of graphene which decreases in vacuum [24] , leading to a shift in V D and an increase of R c at V BG = 0V [25] , [26] .
Furthermore, for the ambient condition, the ASBLG FET shows the maximum voltage gain in a region closer to the [23] . However, this condition is not fulfilled if there is asymmetry in hole and electron mobilities, as it is often the case in graphene FETs (e.g. Fig. 1 (c) and (d) ).
ASBLG inverters show higher A v at lower input voltages for the same V DD . In other words, the maximum gain is observed closer to the switching threshold in ASBLG inverters. This results in improved noise margins and faster switching in ASBLG inverters compared to SLG inverters [23] . The maximum gain of A v = 7.134 was observed in ASBLG inverters for V DD = 4.7 V, which occurs around the inputoutput matched condition of V M = V IN = V OUT = 3.7 V under ambient condition (Fig. 3 (a) ). In contrast, a maximum of A v = 4 was observed in all fabricated SLG inverters at V DD = 4.1 V. The top gate oxide in both cases was thin ambient oxidized aluminum (AlO x ). For the other two chips with 10 nm e-beam evaporated SiO 2 top gate dielectric, the ASBLG and SLG inverters exhibit A v = 3.42 (V DD = 3.9 V) and A v = 2.21 (V DD = 3.5 V), respectively. A total of 47 inverters of both SLG and ASBLG type were characterized and summarized in Fig. 3 (b) . The values reported in this work are compared to previously reported best inverter gain figures along with their respective technological metrics in Table I .
IV. CONCLUSIONS
Artificially stacked bilayer large-area CVD graphene inverters offer performance improvements over single layer graphene devices irrespective of the top gate dielectric used. An output matched A v > 4 is obtained for several devices on the same chip in our experiments, enabling cascading into more complex circuit architectures in the future. A maximum gain of > 7 was observed under input-output matching condition at a supply voltage of 4.7 V. This improvement appears to have its origins in higher transconductance and lower contact resistance. The present results indicate the potential of large-area artificially stacked bilayer CVD graphene for future device & circuit applications.
